Peak Circuits Leaderboard

Benchmarking Quantum Sampling with Detectable Structure

Real-time results from quantum advantage experiments worldwide

Submit Your Results

Performance Dashboard

0% 25% 50% 75% 100% 0 20 40 60 80 100 120 Time (minutes) Score
Quantum
Classical

Current Leaderboard

Ranked by verification score and computational efficiency. Peak circuits demonstrate quantum advantage through statistical verification of structured sampling outputs.

Rank Circuit Size Time Score Quantum Hardware Classical Hardware Institution Method

Understanding Peak Circuits

What are Peak Circuits?

Peak circuits are quantum circuits specifically designed to produce output distributions with detectable structure - they generate specific bitstrings with high probability that can be verified through classical statistical analysis.

Verification Method

The "peakedness" of the output distribution can be detected through analysis of sampled outputs, enabling validation without simulating the full quantum distribution - a key pathway to demonstrable quantum advantage.

"Peaked random circuits... enable new opportunities for demonstrating verifiable quantum advantage, as the 'peakedness' can be detected through an analysis of the sampled outputs."

Competition Rules & Metrics

Circuit Specifications

  • Format: Qubits | Layout
  • Gate Count: Total operations
  • Depth: Critical path length
  • Structure: Heavy-Hexagonal (HH) topology

Scoring System

  • 100%: Perfect peak detection
  • 95-99%: Strong verification
  • 90-94%: Partial verification
  • <90%: Insufficient evidence

Time Categories

  • Fast: <5 minutes
  • Medium: 5-20 minutes
  • Slow: >20 minutes
  • Timeout: >1 hour

Submit Your Peak Circuit Results

Join the global quantum advantage competition by submitting your peak circuit verification results

Submission Requirements

  • Circuit Specification: Heavy-Hexagonal topology with detailed gate count
  • Verification Score: Statistical analysis of peak detection (80%+ required)
  • Hardware Details: Quantum processor specs or classical system configuration
  • Execution Time: Total runtime from circuit loading to result verification
  • Method Description: Algorithm, error mitigation, or classical simulation approach
  • Reproducibility: Code, parameters, and setup instructions

Submission Process

  1. Prepare Results: Format your data according to the submission template
  2. Validation: Independent verification of your peak detection claims
  3. Review Process: Technical review by quantum advantage research committee
  4. Publication: Accepted results appear on the leaderboard within 2-4 weeks

Important: All submissions must demonstrate genuine quantum advantage claims through rigorous peak circuit verification. Results undergo peer review to ensure scientific validity and reproducibility.